

Cronfa - Swansea University Open Access Repository

This is an author produced version of a paper published in:

Microelectronics Journal

Cronfa URL for this paper:

<http://cronfa.swan.ac.uk/Record/cronfa44949>

Paper:

Adenekan, O., Holland, P. & Kalna, K. (2018). Optimisation of lateral super-junction multi-gate MOSFET for high drive current and low specific on-resistance in sub-100V applications. *Microelectronics Journal*, 81, 94-100.

<http://dx.doi.org/10.1016/j.mejo.2018.09.007>

This item is brought to you by Swansea University. Any person downloading material is agreeing to abide by the terms of the repository licence. Copies of full text items may be used or reproduced in any format or medium, without prior permission for personal research or study, educational or non-commercial purposes only. The copyright for any work remains with the original author unless otherwise specified. The full-text must not be sold in any format or medium without the formal permission of the copyright holder.

Permission for multiple reproductions should be obtained from the original author.

Authors are personally responsible for adhering to copyright and publisher restrictions when uploading content to the repository.

<http://www.swansea.ac.uk/library/researchsupport/ris-support/>

Optimisation of Lateral Super-Junction Multi-Gate MOSFET for High Drive Current and Low Specific On-Resistance in Sub-100 V Applications

Olujide Adenekan¹, Paul Holland¹, and Karol Kalna¹

1-Nanoelectronic Devices Computational Group, College of Engineering, Swansea University, Bay Campus, Fabian Way, Swansea, SA1 8EN, Wales, United Kingdom

Abstract

The design and optimisation of a non-planar super-junction (SJ) Si MOSFET based on SOI technology for low voltage rating applications (below 100 V) is carried out with physically based commercial 3-D TCAD device simulations using Silvaco. We calibrate drift-diffusion simulations to experimental characteristics of the SJ multi-gate MOSFET (SJ-MGFET) aiming at improving drive current, breakdown voltage (BV), and specific on-resistance ($R_{on,sp}$). We investigate variations in the device architecture and improve device performance by optimizing doping profile under charge imbalance. The SJ-MGFET, using a folded alternating U-shaped n/p - SJ drift region pillar width of 0.3 μm with a trench depth of 2.7 μm achieves specific on-resistance ($R_{on,sp}$) of 0.21 $\text{m}\Omega\cdot\text{cm}^2$ at a BV of 65 V. In comparison with conventional planar gate SJ-LDMOSFETs, the optimised SJ-MGFET gives 68% reduction in $R_{on,sp}$ and 41% increase in a saturation drain current at a drain voltage of 5 V and a gate voltage of 10 V.

Keywords: Super-junction (SJ), multi-gate (MG), power MOSFETs, silicon-on-insulator (SOI), breakdown voltage (BV), specific on-resistance.

1. Introduction

The LDMOS (Lateral Double Diffused MOSFETs) technology based super-junction (SJ) design has been widely employed for various voltage applications such as domestic and office electronics appliances, automotive, military, and industrial control [1]. The super-junction (SJ) power MOSFET has

shown significant improvement in the trade-off relationship between breakdown voltage (BV) and specific on-resistance ($R_{on,sp}$) due to heavily doped alternating n - and p - pillars in the drift region because the SJ design benefits from charge-compensation between these n - and p - pillars. During the off-state when the n -pillars are fully depleted, the vertical electric field component is a function of lateral position in the drift region. In order to achieve a high breakdown voltage, the depths of the columns are increased without decreasing doping concentration [1, 2]. Considering that an optimal doping concentration is fixed for a specific breakdown voltage, the n -pillar doping concentration can be increased to be inversely proportional to the drift width resulting in a reduction of the on-resistance. This n -pillar doping concentration increase will subsequently lead to a linear relationship between the BV and $R_{on,sp}$ [2]. However, the implementation of lateral SJ transistor technology for low voltage (<200 V) applications has not been attractive due to the fact that the channel resistance becomes comparable to the drift region resistance at low voltage ratings. This is as a result of the minimum pillar width in the SJ drift region which becomes similar to the built-in depletion region. On-resistance of the minimum pillar width cannot be further reduced and design variations of the SJ transistor are thus very limited [3, 4].

In this work, we explore the potential of non-planar silicon MOSFET technology to be used as integrated power transistors with applications in power switching and amplifiers using physically based 3-D TCAD simulations [5]. We analyse experimental characteristics of the non-planar SJ multi-gate MOSFET (SJ-MGFET) fabricated within a silicon-on-insulator (SOI) technology [6] by reproducing its I-V characteristics and the BV. The simulations aim to improve major device figures-of-merit (FoM) including drive current, BV and specific on-resistance ($R_{on,sp}$). The structure of the paper is as follows: Section II describes the concept, structure and main characteristics of the SJ-MGFET devices, Section III the TCAD simulation methods and the calibration approach. Section IV discusses simulation results, device performance, and device design optimisation. Section V summarises the main conclusions of this work.

2. Device Structure of SJ-MGFET

The SJ-MGFETs studied here have relatively complex 3D design permitted by the application of non-planar SOI technology [6]. The transistor consists of a deep trench gate with a heavily doped alternating U-shaped n -type




Figure 1: Schematic of the investigated $1\mu\text{m}$ gate length SJ-MGFET.

and p -type doping pillars forming a drift region. The schematic of the device simulation domain with cross-sectional views is illustrated in Fig. 1 and Fig. 2 (all measurements are in μm). This transistor design follows closely the architecture of SJ-MGFETs reported in [6, 7]. The whole transistor structure is grown on a buried oxide layer to mitigate the effect of substrate-assisted depletion (SAD) [8, 9, 10]. The SJ-MGFET has a $1\mu\text{m}$ gate length, a trench in the channel of $0.5\mu\text{m}$ length, creating a top surface (W_{top}) and a side wall (W_{side}) enclosure in the channel (non-planar technology). This forms a multi-gate structure in the channel aiming at reducing the channel resistance and redistributing electron current crowding near the peak of the n -pillar in a SJ unit. We have carefully examined trench depths ranging from $1.5\mu\text{m}$ - $3.0\mu\text{m}$ in a step of $0.3\mu\text{m}$. We have observed that the difference




Figure 2: The cross-sectional views at the indicated locations in the investigated $1\mu\text{m}$ gate length SJ-MGFET.

in the doping concentration of the SJ n - and p -pillars becomes smaller as the trench depth is increased, also reported by [7]. For effective pathway to the SJ drift region, a trench depth of $2.7\mu\text{m}$ (W_{side}) is chosen in this study. The deep trench source and drain contacts provide an effective 3D current density distribution in the structure that ensures uniform conducting flow with the deep trench isolation (DTI) separating each SJ unit. A different dimension of buried silicon dioxide (SiO_2) ranging from $0.5\mu\text{m}$ to $5.0\mu\text{m}$ has

been studied in order to minimise the effect of substrate-assisted depletion (SAD) [8, 11] and mitigate the degradation of current during self-heating. The self-heating management should ensure a good thermal conductive path for the dissipated heat in the active device region to the substrate (this is a result of the poor thermal conductivity of SiO₂ (1.4 W/m-K) compared to silicon (140 W/m-K)) [12, 13]. Thus, 2 μm was chosen as the depth of the buried oxide in this study. N_n and N_p are the doping concentration of n - and p -pillars with W_n and W_p their widths of 0.3 μm , respectively. The peak doping concentrations in p -type substrate and n -type source/drain contact are $1 \times 10^{15} \text{ cm}^{-3}$ and $1 \times 10^{20} \text{ cm}^{-3}$, respectively. Note that a design of this doping profile has to prevent a current leakage and a punch-through in the device.

3. 3-D TCAD Simulations of SJ-MGFET

The study is carried out with a 3-D commercial device simulator Atlas by Silvaco [5] using a drift-diffusion (DD) transport approach. In the DD transport approach, the carrier mobility model plays a central role. Since electrons are major carriers in the SJ-MGFET, we employ the Caughey-Thomas electron mobility model [14] which is given by:

$$\mu_e = \mu_1 \left(\frac{T_L}{300K} \right)^{\alpha_e} + \frac{\mu_2 \left(\frac{T_L}{300K} \right)^{\beta_e} - \mu_1 \left(\frac{T_L}{300K} \right)^{\alpha_e}}{1 + \left(\frac{T_L}{300K} \right)^{\gamma_e} \left(\frac{N}{N_{\text{crit}}} \right)^{\delta_e}} \quad (1)$$

where μ_e is the doping and temperature dependent low field electron mobility, while μ_1 and μ_2 are the first and second term mobility components, N_{crit} is the electron concentration between μ_1 and μ_2 . N is the total impurity concentration, T_L is the lattice temperature, and α_e , β_e , γ_e , and δ_e are doping and temperature coefficients. We have used the following electron mobility parameters: $\mu_1 = 55.24 \text{ cm}^2/\text{V.s}$, $\mu_2 = 1429.23 \text{ cm}^2/\text{V.s}$, $N_{\text{crit}} = 1.072 \times 10^{17} \text{ cm}^{-3}$, $\alpha_e = 0.0$, $\beta_e = -2.3$, $\gamma_e = -3.8$, $\delta_e = 0.73$. All these parameters are default parameters for the Caughey-Thomas mobility model in Atlas [14].

Transfer (I_D - V_{GS}) and output (I_D - V_{DS}) characteristics of the SJ-MGFET at different voltage ratings will be compared with reported experimental data [6] including breakdown voltage (BV). In addition, the degradation of the current induced by self-heating (as a result of power dissipation and a low thermal conductivity of the buried oxide layer) is also investigated. Finally, the doping profile and 3-D geometry of the SJ-MGFET is optimised to increase the BV and to minimise device specific on-resistance ($R_{on,sp}$).

In 3-D electro-thermal simulations, we solve a heat transport equation given by:

$$C \frac{\delta T_L}{\delta t} = \nabla(K \nabla T_L) + H \quad (2)$$

where C is temperature-dependent heat capacitance per unit volume in real space, k is the temperature-dependent thermal conductivity in real space, H is the heat generation and T_L is the local lattice temperature. Placing of thermal contacts in the device along the x , y , and z axes has been carefully examined because the choice of thermal boundary conditions determines degree and distribution of temperature within the structure [15]. Thermal contacts are positioned at the bottom, and at the electrodes (source and drain), with all contacts set at 300 K in order to achieve a real time self-heating effect that has occurred in measurements [16, 17].

The switching performance of the SJ-MGFET is investigated with the aim of quantifying its capacitance (C) and conductance (G) effects respectively to allow further optimisation of the structure to meet different applications. The capacitive behaviour of the device is a function of the inversion, depletion and accumulation states [18, 19]. We studied the C-V curve in our simulation at a frequency of 1 MHz in order to quantify the junction capacitances and doping concentration of the substrate. We investigated the resultant effect of the Gate-drain capacitance (C_{gd}) and Gate-source capacitance (C_{gs}) on the Gate capacitance C_g .

4. Structure Optimisation of SJ-MGFET

Figure 3 (a) compares the transfer characteristics (I_D - V_{GS}) of the experimental and the simulated transistor at a drain bias (V_{DS}) of 0.1 V. The experimental transistor shows a linear dependence above a gate bias (V_{GS}) of 4 V till a saturation on-set at about 12 V exhibiting a more resistive behaviour in the device body than observed in simulation. This increase in the resistivity of the channel occurring in experimental [6] I_D - V_{DS} characteristics; is caused by the loss of gate control because the deep trench gate fabrication is technologically limited and does not fully encompass the p -body of the device (see Fig. 1). The simulations are in excellent agreement with experimental observations up to an elevated V_{GS} of 4 V. Above $V_{GS} = 4$ V, the simulations show typical transistor switching characteristics when the drain current increases before reaching a saturation point ($V_{GS} \sim 14$ V). Note here

that the drain current is normalised per width of the non-planar transistor in order to be able to make a fair comparison with planar SJ-MOSFET technology. A threshold voltage of approximately 1.8 V has been obtained by interpolating a linear region of the I_D - V_{GS} characteristics at a low drain bias of 0.1 V. Fig. 3 (b) shows the output characteristics (I_D - V_{DS}) with a maximum saturation drain current over 650 mA/mm at a V_{GS} of 10 V at $V_{DS} = 5$ V. Fig. 4 compares the previous electrical simulations with electro-thermal simulations which account for the effect of lattice temperature on I_D - V_{DS} characteristics. The heat-per-Joule effect exhibits itself by the reduction of conductance in the saturation region of the drain current which is more pronounced at high drain biases. The SOI transistor architecture suffers from enhanced self-heating issues because of the low thermal conductivity of silicon dioxide. Therefore, we have also studied a variation of the SOI based design when a fully deployed buried oxide (BOX) substrate in the partially depleted SOI SJ-MGFET is replaced by a partial BOX with opening under the drain as illustrated in Fig. 5(a). The partially buried oxide transistor architecture aims to provide an additional thermal conductive path for the dissipated heat to a substrate and enhance uniform distribution of electric field at breakdown.

This is because the thermal window alleviates the low thermal conductivity of BOX and limits the total temperature rise in the device by allowing the heat to dissipate through the opening in the thermal window. Fig. 5 (b) shows the I_D - V_{DS} characteristics of the SJ-MGFET with fully buried oxide (SOI technology) compared to the I_D - V_{DS} characteristics of the SJ-MGFET which uses only a partially buried oxide (thermal window) architecture. Both I-V characteristics are obtained from the electro-thermal simulations. At a gate bias of 10 V and a drain voltage of 50 V, the current decreases about 7.5% due to the self-heating when compared to the device with an ideal heat dissipation (the ideal heat dissipation means that a lattice temperature in the whole device would be at kept at room temperature of 300 K). When the SJ-MGFET is designed using a thermal window as shown in Fig. 5 (a); the current decrease seen in Fig. 5 (a) is less than 3% as a result of redistribution of temperature in the substrate through the additional heat conductive path. This current decrease is relatively very small suggesting a quite limited effect of the thermal window in the transistor architecture. The charge induced by the SJ n - and p -pillars should provide a mirror symmetry of each other in order to ensure charge compensation during the off-state. However, a cross-sectional area of the n -pillar (A_n) is larger than that of the p -pillar (A_p) as




Figure 3: (a) Transfer (I_D - V_{GS}) characteristics of the SJ-MGFET showing the comparison between the experiment and the simulations at $V_{DS} = 0.1 \text{ V}$ with a trench depth (W_{side}) of $2.7 \mu\text{m}$. (b) Output (I_D - V_{DS}) characteristics of the SJ-MGFET with $L_{\text{drift}} = 3.5 \mu\text{m}$, $W_{\text{side}} = 2.7 \mu\text{m}$, and $W = 200 \mu\text{m}$ at indicated gate voltages in a step of 2.0 V .

shown in Fig. 1. This leads to asymmetry in a SJ unit and results in a charge imbalance in the drift region. In order for the SJ unit to sustain a maximum




Figure 4: Output characteristics of the SJ-MGFET with $L_{\text{drift}} = 3.5 \mu\text{m}$ and $W = 200 \mu\text{m}$ obtained from the thermal simulations at indicated gate voltages in a step of 2.0 V comparing simulations when the self-heating is excluded and included.

voltage and achieve a fully depleted drift region before a breakdown, the total charge Q has to satisfy the relation [2]:

$$Q < \varepsilon_s \left(\frac{E_C}{q} \right), \quad (3)$$

where E_C is the critical electric field of silicon, ε_s is the permittivity of silicon and q is the elementary charge. In other words, the doping concentration of the p -pillar (N_p) should be greater than the n -pillar (N_n). This will ensure that the average charge in the depleted SJ unit tends toward zero. Fig. 6 depicts the effect of charge imbalance in the SJ unit on the BV. The variation along the drift region has no effect on the charge imbalance. This is due to the fixed ratio between cross-sectional areas of the two SJ pillars. It is also observed that the charge balance condition tends to shift toward the highly doped acceptor side for each dose variation in the p -pillar region. This is a result of substrate-assisted depletion effect and a volume difference between the p -pillar and the n -pillar in the SJ region.




Figure 5: (a) 2D Schematic of the partially buried oxide with opening at the drain for $L_{drift} = 3.5 \mu\text{m}$, and $W_{side} = 2.7 \mu\text{m}$. (b) I_D - V_{DS} characteristics of the electro-thermal simulations comparing a transistor design with and without the thermal window at $V_{GS} = 10\text{V}$ and $V_{DS} = 50\text{V}$ for $L_{drift} = 3.5 \mu\text{m}$, $W_{side} = 2.7 \mu\text{m}$, and $W = 200 \mu\text{m}$.




Figure 6: The effect of charge imbalance on BV in SJ-MGFET with $W_{\text{side}} = 2.7 \mu\text{m}$ and $W_n = W_p = 0.3 \mu\text{m}$, comparing two device widths of $L_{\text{drift}} = 3.5 \mu\text{m}$ and $6.0 \mu\text{m}$ during the off-state.

Fig. 7 (a) shows the contour plot of the electric field at the surface of the SJ-MGFET during the off-state under a charge balance with $W_n = W_p = 0.3 \mu\text{m}$. High electric field can be observed at the gate edge under W_{top} , with n - and p -pillars mutually depleted resulting in uniform distribution of electric field in the drift region. The SJ-MGFET will undergo avalanche breakdown at the junction between p -body and n -pillar when the electric field reaches a critical value, E_C of approximately $5.5 \times 10^5 \text{ V/cm}$. Fig. 7 (b) shows the lateral electric field distribution at the surface during off-state under charge balance condition. The fully depleted SJ drift region shows two peak electric fields (PK_1 and PK_2) at the gate (W_{top} and W_{side}) edge and p -pillar/ N^+ drain junction respectively. The surface peak electric field at the edge of the gate electrode can be relaxed by using a metal field plate aiming at redistributing electron current crowding near the junction between p -body and n -pillar.




Figure 7: (a) Contour plot of the electric field distribution at the surface of the SJ-MGFET during the off-state with $L_{drift} = 3.5 \mu\text{m}$, and $W_{side} = 2.7 \mu\text{m}$ under a charge balance condition. (b) Lateral electric field distribution at the surface of a drift region along the E-E' cutline between the interface of n - and p -pillars during the off-state under the charge balance condition with $W_{side} = 2.7 \mu\text{m}$, $L_{drift} = 3.5 \mu\text{m}$, and $d_{n-pillar} = 3.6 \mu\text{m}$.

Fig. 8 (a) shows the equi-potential distribution in the device along the A-A' cut-line during the off-state under a charge balance near the edge of the drain, the slope of the potential verifies an horizontal increment at breakdown voltage in the SJ structure. A breakdown of 65 V was obtained for $W_{\text{side}} = 2.7 \mu\text{m}$, and $L_{\text{drift}} = 3.5 \mu\text{m}$ which corresponds to an average lateral electric field of $18.6 \text{ V}/\mu\text{m}$. Fig. 8 (b) illustrates the specific on-resistance profile along A-A' cut-line of the SJ-MGFET under the charge balance condition with $W_{\text{side}} = 2.7 \mu\text{m}$, and $L_{\text{drift}} = 3.5 \mu\text{m}$. In comparison with conventional SJ-LDMOSFET technology at the same voltage rating and channel length, the SJ-MGFET offers $R_{\text{on},sp}$ of $8.9 \mu\Omega.\text{cm}^2$ and $0.204 \text{ m}\Omega.\text{cm}^2$ at both channel and drift regions respectively; corresponding to 88% and 56% reduction [7].

Fig. 9 (a) shows the C_g and G_g of the device in the C-V simulation. In the on-state when the gate is reverse biased, the P-body area situated in the proximity of the gate is switched on to an accumulation state and the n -pillar is maintained in an inversion state; when the gate is forward biased, the P-body area changes to an inversion state and the n -pillar switches to an accumulation state. An overall C_g of approximately 0.01 pF was achieved, which is the summation of C_{gs} and C_{gd} . Fig. 9 (b) depicts the dependence of the output capacitance ($C_{\text{oss}} = (C_{\text{ds}} + C_{\text{gd}})$) on the drain source voltage (V_{ds}) during small-signal AC analysis at 1 Mhz. With drain biases of $V_{\text{ds}} < 22\text{V}$; drain-source capacitance (C_{ds}) is the dominant factor, in which the C_{oss} is directly proportional to it. However, as the drain voltage increases beyond $V_{\text{ds}} > 30\text{V}$; the gate-drain capacitance (C_{gd}) plays an active role in the total resultant effect of C_{oss} of the device. In the $C_{\text{oss}} - V_{\text{ds}}$ curve, at $V_{\text{ds}} = 50\text{V}$, the SJ-MGFET exhibits $R_{\text{on},sp} \cdot C_{\text{oss}} = 445 \text{ m}\Omega.\text{pF}$ which is approximately one-tenth and one-fifth of the D-MOSFET and FP-MOSFET respectively [20]. Fig. 10 (a) and Fig. 10 (b) show the gate turn-on transient simulation when the device is ramped to $V_{\text{gs}} = 10\text{V}$ and $V_{\text{ds}} = 50\text{V}$ neglecting the circuit resistance R_c and stray inductance L_s . A capacitance of 0.5pF is specified to emulate the gate drain interconnect and an external resistor of $1\text{k}\Omega$ is used to simulate a load resistance between drain and drive. Hence, the SJ-MGFET offers a better switching turn-off time (t_{off}) of approximately 1.0ns compared with D-MOSFET ($t_{\text{off}} = 18.5\text{ns}$) and FP-MOSFET ($t_{\text{off}} = 1.1\text{ns}$) at the same voltage rating [20].

The trade-off between BV and $R_{\text{on},sp}$ for the simulated SJ-MGFET, fabricated SJ-LDMOSFET and SJ-FinFET are compared with the ideal silicon limit and with several conventional LD-MOSFETs in Fig. 11. The simulations of the SJ-MGFET show a low $R_{\text{on},sp}$ of $0.21 \text{ m}\Omega.\text{cm}^2$ at a BV_{dss} of




Figure 8: (a) Equi-potential distribution profile along the A-A' cut-line in the off-state under a charge balance for the SJ-MGFET with L_{drift} of $3.5 \mu\text{m}$, $W_n = W_p = 0.3 \mu\text{m}$, and $W_{side} = 2.7 \mu\text{m}$. (b) $R_{on,sp}$ profiles along the A-A' cut-line in the on-state for the SJ-MGFET with L_{drift} of $3.5 \mu\text{m}$, $W_n = W_p = 0.3 \mu\text{m}$, and $W_{side} = 2.7 \mu\text{m}$.




Figure 9: (a) Gate capacitance and conductance plotted as function of gate-source voltage V_{gs} , at AC 1 MHz with $L_{drift} = 3.5 \mu\text{m}$, $W_{side} = 2.7 \mu\text{m}$. (b) The dependence of the C_{oss} , C_{rss} and C_{ds} on the V_{ds} at small signal AC analysis of 1 Mhz.




Figure 10: Switching waveforms from gate turn-on transient simulation with the device ramped to $V_{gs} = 10\text{V}$ and $V_{ds} = 50\text{V}$ (a) time in linear scale (b) time in log scale.

65 V with $d_{n\text{-pillar}} = 3.6 \mu\text{m}$ and $L_{\text{drift}} = 3.5 \mu\text{m}$. This leads to 68% and 52% reduction in $R_{on,sp}$ compared to the fabricated SJ-LDMOSFETs and SJ-FinFET at the same BV.




Figure 11: Specific on-resistance as a function of the breakdown voltage of the optimised SJ-MGFET compare with reported conventional LDMOSFETs [21, 22] and conventional SJ-LDMOSFETs [23, 24, 25, 26] devices.

5. Conclusion

The optimisation of doping profile of the 1 μm gate length SJ-MGFET using Silvaco TCAD simulations has shown that the FoM of this non-planar transistor can be substantially improved. The drive current has increased by 41% from 380 mA/mm to over 650 mA/mm, while the off-current decreased from 4×10^{-2} mA/mm to 2×10^{-4} mA/mm respectively [6], demonstrating a big advantage of the multi-gate device architecture to reduce leakage current. The optimisation of the SJ-MGFET doping profile gives an on-off ratio of 5×10^6 with a saturation drain current of approximately 1000 mA/mm obtained at a drain voltage of 10 V and a gate voltage of 20 V. The application of 3-D TCAD simulations of the SJ-MGFET have been able to optimise the overall device design for a better trade-off between the BV and the $R_{on,sp}$ for a sub-100 V rating application. The optimised SJ-MGFET has achieved 15% reduction in $R_{on,sp}$ from 0.25 $\text{m}\Omega.\text{cm}^2$ to 0.21 $\text{m}\Omega.\text{cm}^2$ when compared

with a simulated SJ-FINFET at a BV_{dss} of 65 V [6]. With the trench gate and optimised fully-depleted SJ multi-gate architecture, the structure can offer a superior performance in achieving a maximum breakdown voltage, a minimum specific on-resistance, and excellent FoM.

References

- [1] F. Udrea, State-of-the-art technologies and devices for high-voltage integrated circuits, *IET Circuits, Devices Syst.*, vol. 1, no. 5, pp. 357-365, 2007.
- [2] T. Fujihira, Theory of semiconductor superjunction devices, *Jpn. J. Appl. Phys.*, vol. 36, no. 10, pp. 6254-6262, Oct. 1997.
- [3] Y. Onishi, H. Wang, H. P. E. Xu, W. T. Ng, R. Wu, and J. K. O. Sin, SJ-FINFET: A new low voltage lateral superjunction MOSFET, in *Proc. ISPSD*, 2008, pp. 111-114.
- [4] W. Saito, Process Design of Superjunction MOSFETs for High Drain Current Capability and Low On-Resistance, in *Proc. ISPSD*, 2017, pp. 475-478.
- [5] Silvaco, Atlas Users Manual, Santa Clara, CA:Silvaco Inc., 2016.
- [6] A. Yoo, J. C. W. Ng, J. K. O. Sin, and W. T. Ng, High Performance CMOS-compatible Super-junction FINFETs for Sub-100V Applications, *IEDM Tech. Dig.*, 2010, pp. 488-491.
- [7] A. Yoo, Y. Onish, E. Xu, and W. T. Ng, A Low-Voltage Lateral SJ-FINFET With Deep-Trench p-Drift Region, *IEEE Electron Dev. Lett.*, vol. 30, no. 8, pp. 858-860, 2009.
- [8] Y. S. Huang and B. J. Baliga, Extension of RESURF principle to dielectrically isolated power devices, in *Proc. ISPSD*, 1991, pp. 27-30.
- [9] W. Zhang, Z. Zhan, Y. Yu, S. Cheng, Y. Gu, S. Zhang, X. Luo, Z. Li, M. Qiao, Z. Li, and Bo Zhang, Novel Superjunction LDMOS (>950 V) With a Thin Layer SOI, *IEEE Electron Dev. Lett.*, vol. 38, no. 11, 2017, pp. 1555-1558.

- [10] S. G. Nassif-Khalil and C. Andre T. Salama, Super-junction LDMOST on a silicon-on-sapphire substrate, *IEEE Trans. Electron Devices*, vol. 50, no.5, 2003, pp. 1385-1391.
- [11] P. M. Shenoy, A. Bhalla, and G. M. Dolny, Analysis of the effect of charge imbalance on the static and dynamic characteristics of the superjunction MOSFET, in *Proc.ISPSD*, 1999, pp. 99-102.
- [12] B.Cole, and S. Parke, A method to overcome self-heating effects in SOI MOSFETs, *IEEE Conference Proceeding*, 2003, pp. 295-297.
- [13] S.k.Pandey and G. Saini, Study of Self-Heating Effects on Fully Depleted SOI MOSFETs with BOX layer Engineering, *IEEE ICEI 2017*, pp. 962-965.
- [14] D. M. Caughey and R.E. Thomas, Carrier Mobilities in Silicon Empirically Related to Doping and Field. *Proc. IEEE* 55, (1967): 2192-2193.
- [15] D. Vasileska, K. Raleva and S.M. Goodnick, Self-Heating Effects in Nanoscale FD SOI Devices: The Role of the Substrate, Boundary Conditions at Various Interfaces, and the Dielectric Material Type for the BOX, *IEEE Trans. Electron Devices* 56 (2009) 3064-3071.
- [16] L. T. Su, J. E. Chung, D.A. Antoniadis, K. E. Goodson, and Markus 1. Flik, Measurement and Modeling of Self-Heating Effects in SO1 NMOSFETs, *IEEE Trans. Electron Devices*, vol 41 , issue 1, 1994, 69-75.
- [17] L. T. Su, D.A. Antoniadis, N. D. Arora, B. S. Doyle, and D. B. Krakauer, SPICE Model and Parameters for Fully-Depleted SO1 MOSFET's Including Self-Heating, *IEEE Electron Dev. Lett.*, vol. 15, issue. 10, 1994, pp. 374-376.
- [18] Raymond J.E.Hueting, Erwin A. Hijzen, Anco Heringa, Adriaan W.Ludikhuizen, Micha A.A.Int Zandt, Gate to Drain Charge Analysis for Switching in Power Trench MOSFETs, *IEEE Transactions on Electron Devices*, Vol.51, NO.8, August 2004 pp 1323-1330.
- [19] Richard K. Williams, Mohamed N. Darwish, Richard A. Blanchard, Ralf Siemienieć, Phil Rutter, and Yusuke Kawaguchi, The Trench Power MOSFET: Part I History, Technology, and Prospects, *IEEE Transactions on Electron Devices*, Vol.64, NO.3, 2017, pp 674-691.

- [20] Kenya Kobayashi, Masaki Sudo and Ichiro Omura, Structure-based capacitance modeling and power loss analysis for the latest high-performance slant field-plate trench MOSFET, Jpn. J. Appl. Phys., vol. 57, no. 4S, March 2018.
- [21] V. Khemka, V. Parthasarathy, R. Zhu, A. Bose, and T. Roggenbauer, Floating RESURF (FRESURF) LDMOSFET Devices with Breakthrough BV_{dss}-R_{dson} (for example: 47V - 0.28mΩ.cm² or 93V 0.82mΩ.cm²), in Proc. ISPSD, pp. 415-418, 2004.
- [22] T. Nitta, S. Yanagi, T. Miyajima, K. Furuya, Y. Otsu, H. Onoda, and K. Hatasako, Wide Voltage Power Device Implementation in 0.25μm SOI BiC-DMOS, in Proc. ISPSD, pp. 341-344, 2006.
- [23] R. Zhu, V. Khemka, A. Bose, and T. Roggenbauer, Stepped-Drift LDMOSFET: A Novel Drift Region Engineered Device for Advanced Smart Power Technology, in Proc. ISPSD, pp. 333-336, 2006.
- [24] S. Alves, F. Morancho, J-M. Reyns, J. Margheritta, I. Deram and K. Isoird, Experimental validation of the FLoating Island concept: realization of low on-resistance FLYMOSTM transistors, Eur. Phys.J.Appl.Phys., vol. 32, no. 1, pp. 7-13, Oct. 2005.
- [25] G.E.J. Koops, E.A. Hijzen, R.J.E. Hueting, and M. A. A. in't Zandt, Resurf Stepped Oxide (RSO) MOSFET for 85V having a record low specific on-resistance, in Proc. ISPSD, pp. 185-188, 2004.
- [26] J. Lin, M. Lin and L. Lin, Characteristics of Superjunction Lateral-Double-Diffusion Metal Oxide Semiconductor Field Effect Transistor and Degradation after Electrical Stress, Jpn. J. Appl. Phys., vol. 45, no. 10, pp. 2451-2454, April 2006.