



Swansea University
Prifysgol Abertawe



Cronfa - Swansea University Open Access Repository

This is an author produced version of a paper published in:

Materials

Cronfa URL for this paper:

<http://cronfa.swan.ac.uk/Record/cronfa51467>

Paper:

Seoane, N., Nagy, D., Indalecio, G., Espiñeira, G., Kalna, K. & García-Loureiro, A. (2019). A Multi-Method Simulation Toolbox to Study Performance and Variability of Nanowire FETs. *Materials*, 12(15), 2391

<http://dx.doi.org/10.3390/ma12152391>

This item is brought to you by Swansea University. Any person downloading material is agreeing to abide by the terms of the repository licence. Copies of full text items may be used or reproduced in any format or medium, without prior permission for personal research or study, educational or non-commercial purposes only. The copyright for any work remains with the original author unless otherwise specified. The full-text must not be sold in any format or medium without the formal permission of the copyright holder.

Permission for multiple reproductions should be obtained from the original author.

Authors are personally responsible for adhering to copyright and publisher restrictions when uploading content to the repository.

<http://www.swansea.ac.uk/library/researchsupport/ris-support/>

Article

A Multi-Method Simulation Toolbox to Study Performance and Variability of Nanowire FETs

Natalia Seoane ^{1,*}, Daniel Nagy ¹, Guillermo Indalecio ¹, Gabriel Espiñeira ¹, Karol Kalna ² and Antonio García-Loureiro ¹

¹ Centro Singular de Investigación en Tecnoloxías da Información, University of Santiago de Compostela, 15782 Santiago de Compostela, Spain

² Nanoelectronic Devices Computational Group, College of Engineering, Swansea University, Swansea, Wales SA1 8EN, UK

* Correspondence: natalia.seoane@usc.es; Tel.: +34-881-816-424

Received: 10 June 2019; Accepted: 19 July 2019; Published: 26 July 2019



Abstract: An in-house-built three-dimensional multi-method semi-classical/classical toolbox has been developed to characterise the performance, scalability, and variability of state-of-the-art semiconductor devices. To demonstrate capabilities of the toolbox, a 10 nm gate length Si gate-all-around field-effect transistor is selected as a benchmark device. The device exhibits an off-current (I_{OFF}) of $0.03 \mu\text{A}/\mu\text{m}$, and an on-current (I_{ON}) of $1770 \mu\text{A}/\mu\text{m}$, with the I_{ON}/I_{OFF} ratio 6.63×10^4 , a value 27% larger than that of a 10.7 nm gate length Si FinFET. The device SS is 71 mV/dec, no far from the ideal limit of 60 mV/dec. The threshold voltage standard deviation due to statistical combination of four sources of variability (line- and gate-edge roughness, metal grain granularity, and random dopants) is 55.5 mV, a value noticeably larger than that of the equivalent FinFET (30 mV). Finally, using a fluctuation sensitivity map, we establish which regions of the device are the most sensitive to the line-edge roughness and the metal grain granularity variability effects. The on-current of the device is strongly affected by any line-edge roughness taking place near the source-gate junction or by metal grains localised between the middle of the gate and the proximity of the gate-source junction.

Keywords: nanowire field-effect transistors; variability effects; Monte Carlo; Schrödinger based quantum corrections; drift-diffusion

1. Introduction

Gate-all-around nanowire field-effect transistors (GAA-NW FETs) are one of the main contenders for future CMOS technologies [1] since they provide a better electrostatic control of the channel when compared to fin field-effect transistors (FinFETs) [2], the current architecture adopted by the semiconductor industry. In addition, nanowire based transistor architectures extend beneficial properties of multi-gate devices required in digital circuits such as quasi-1D current transport, largely confined electrical fields, and immunity of threshold voltage from substrate bias [3].

On the other hand, GAA-NW FETs, like all deeply scaled semiconductor devices, are greatly affected by variability issues [4], related to either the fabrication process or material variations that can limit their performance and reliability [5]. Previous studies have shown that in the sub-threshold region, GAA-NW FETs are less resilient to intrinsic sources of variability than FinFETs [6,7]. In addition, the significant degradation observed in the on-region performance of GAA-NW FETs due to line edge roughness variations could be a critical issue for the scaling of these devices [6].

Nowadays, technology computer-aided design (TCAD) tools play a key role in the advancement of the semiconductor industry [8]. The TCAD tools are able to quickly characterise semiconductor

devices, not only fabricated but also foreseen, and allow to investigate the impact of changes in materials, designs or fabrication processes. Currently, three-dimensional (3-D) simulations are necessary to appropriately model devices such as FinFETs or GAA-NW, due to the two-dimensional (2-D) nature of the quantum confinement, which increases the computational cost of a study [9]. There are different approaches that can be used in simulations of state-of-the-art semiconductor devices, ranging from the relatively simple and low computationally demanding drift-diffusion method [10], to extremely complex quantum mechanical approaches, such as pseudopotential-based electron quantum transport [11] or the non-equilibrium Green's functions (NEGF) [12] formalism, that can also be coupled to empirical tight-binding models [13]. The use of fully quantum simulators is computationally prohibitive for statistical studies, being essential a trade-off between the simulation's accuracy and the calculation time.

In this work, an in-house built finite-element multi-method semi-classical/classical simulation toolbox acronymed VENDES (Variability Enabled Nanometric DEvice Simulator) is used to characterise nano-scaled semiconductor devices including their operational performance and variability. To demonstrate capabilities of the VENDES, the performance and variability of a 10 nm gate length Si GAA-NW FET scaled down from an experimental device [14] is studied and assessed. The paper is organized as follows: the simulation techniques available in VENDES used in this study are described in Section 2. Section 3 analyses the performance and resilience to variability of the 10 nm gate length Si GAA-NW FET. Finally, Section 4 draws the main conclusions of this work.

2. Simulation Framework

VENDES, a 3D finite-element (FE) based device simulator, has been developed jointly at Universidade de Santiago de Compostela (Spain) and at Swansea University (United Kingdom). Figure 1 shows the basic flowchart of the VENDES toolbox.

The starting point is the generation of the FE mesh via the open source software Gmsh [15]. The FE method allows not only an accurate description of complex simulation domains, as in the case of elliptic cross-section shaped GAA-NW FETs [16], but also the possibility of introducing realistic deformations to the device dimensions. This capability of accurate geometrical description is crucial in the modelling of variability effects because a correct distribution of potential and carrier density is essential to predict the experimentally observed behaviour. Note that, for devices deeply scaled into the nanometre regime, the size of device variations and deformations can be comparable to critical device dimensions. The sources of variability included in VENDES either alter the structure dimensions or modify some physical properties affecting the device nodes and are described in detail in Section 3.2.

The classical electrostatic potential, V_{cl} , is obtained from the Poisson equation solution on every node of the 3D FE tetrahedral mesh:

$$\text{div}(\varepsilon(r)\nabla V_{cl}(r)) = q(p(r) - n(r) + N_D^+(r) - N_A^-(r)), \quad (1)$$

where $r = (x, y, z)$ is the spatial coordinate, $\varepsilon(r)$ is the dielectric constant of the material, $n(r)$ and $p(r)$ are the electron and hole densities and $N_D^+(r)$ and $N_A^-(r)$ are the effective doping concentrations of donors and acceptors, respectively.




Figure 1. Basic flowchart of VENDES (Variability Enabled Nanometric DEvice Simulator).

Quantum corrections are incorporated in VENDES via two different techniques: i) the 3D density gradient (DG) equation and ii) the 2D Schrödinger (SCH) equation. In the first case, the DG quantum potential for electrons, $V_{dg}(r)$ [17], is obtained as:

$$V_{dg}(r) = 2[b_n] \frac{\nabla^2 \sqrt{n(r)}}{\sqrt{n(r)}} = \phi_n(r) - V_{cl}(r) + \frac{k_B T}{q} \ln \left(\frac{n(r)}{n_i(r)} \right), \quad (2)$$

where

$$[b_n] = \frac{\hbar^2}{4qr_n} \begin{pmatrix} 1/m_x & 0 & 0 \\ 0 & 1/m_y & 0 \\ 0 & 0 & 1/m_z \end{pmatrix}. \quad (3)$$

Here, $\phi_n(r)$ is the quasi-Fermi potential for electrons, $n_i(r)$ is the intrinsic carrier concentration of electron and holes, k_B is the Boltzmann constant, T is the lattice temperature, \hbar is the reduced Planck constant, r_n is a dimensionless parameter that models statistical phenomena [18] and m_x , m_y and m_z are the DG electron effective masses in the x -, y - and z -directions, respectively [17]. It is important to remark that these effective masses operate as fitting parameters [19] and are not related to the material transport effective masses. The DG effective masses in the transverse directions (m_y and m_z) will account for the strength of the quantum-mechanical confinement of the carriers in the device channel through a threshold voltage shift [20]. The DG effective mass in the transport direction (m_x) can account for the source-to-drain tunnelling by lowering the barrier of classical electrostatic potential which occurs between the source and the drain when the transistor is operating in the sub-threshold region [20]. The main drawback of the DG based quantum corrections is that they require calibration against either experimental data (when available) or more complex simulation techniques (such as Monte Carlo or Non-Equilibrium Green's Functions) [21].

On the other hand, the quantum correction method based on the solution of the Schrödinger equation [22] is calibration free. This technique assumes longitudinal and transverse electron effective masses in a minimum of the conduction valley of silicon and accounts for wave-functions penetrating into a surrounding dielectric layer [16,23]. The SCH equation is solved on two-dimensional (2D) slices placed across the device channel using a non-uniform distribution dependent on the gradient of electron density. The 2D quantum-mechanical electron density, $n_{sc}(y, z)$, is obtained from the SCH equation eigen-states, $\psi_i(y, z; E_i)$, and their corresponding eigen-energies, E_i , as follows:

$$n_{sc}(y, z) = g \frac{\sqrt{2\pi m^* k_B T}}{\pi \hbar} \sum_i |\psi_i(y, z; E_i)|^2 \exp \left[\frac{E_{F_n} - E_i}{k_B T} \right], \quad (4)$$

where E_{F_n} is the electron quasi-Fermi level, g the degeneracy factor, and m^* the electron effective transport mass. The Equation (4) considers Boltzmann statistics and assumes six equivalent valleys for Si ($g = 6$). The SCH quantum correction can be considered 'isotropic', when the electron effective mass in silicon is taken to be average of longitudinal and transverse electron effective masses, but also 'anisotropic', when longitudinal and transverse electron effective masses that are dependent on the valley orientation are considered. In that case, Equation (4) is solved separately for each of the three Δ valleys, taking into account the different sub-band edges (i.e., appropriate energy levels) for the different valleys, obtaining a different $n_{sc}(y, z)$ for each valley ($g = 2$) and m^* will be dependent on the channel orientation which can be $\langle 100 \rangle$ or $\langle 110 \rangle$ as shown in [24].

The electron density, $n_{sc}(y, z)$, calculated on the 2D slices, is interpolated to a 3D device density domain to obtain $n_{sc}(r)$. The resulting SCH quantum correction potential, $V_{sc}(r)$ [22], is as follows:

$$V_{sc}(r) = \frac{k_B T}{q} \log(n_{sc}(r)/n_i(r)) - V_{cl}(r). \quad (5)$$

Note that, in the anisotropic SCH quantum correction, a separate $V_{sc}(r)$ is obtained for each valley.

To simulate the transport inside the channel of the device, VENDES has implemented two different carrier transport methods: i) the drift-diffusion (DD) approach and ii) an ensemble Monte Carlo (MC) technique. The DD approach couples the electrostatic potential obtained from the quantum corrected solution of Poisson equation with the current continuity equation for electrons in order to obtain the electron current density, $J_n(r)$, as:

$$J_n(r) = -q\mu_n(r)n(r)\nabla(\phi_n(r)), \quad (6)$$

$$\text{div}(J_n(r)) = qR(r), \quad (7)$$

where $\mu_n(r)$ is the electron mobility and $R(r)$ is the recombination term (set to zero by default). Note that, the DD method only accounts for the local relationship between the velocity and the electric field and it is unable to correctly represent non-equilibrium transport effects [25]. However, some of the non-equilibrium phenomena can be partially mimicked via appropriate mobility models. To model the carrier transport behaviour in GAA-NW FETs, VENDES uses Caughey-Thomas doping dependent low-field electron mobility model [26] coupled with perpendicular and lateral electric field models [27] which better describe carrier transport at large electric fields. When using these mobility models, the main calibration parameters are a low-field carrier mobility, a critical electric field, E_{cn} , and a saturation velocity, v_{sat} .

The limitations of the DD approach can be overcome by using a semi-classical transport model, the MC technique where an ensemble of particles representing carriers evolves through free flights governed by Newton equations and undergoes scattering events with a probability which is determined quantum-mechanically. The best way to initialise the distribution of carriers in the real space, is to use the quantum corrected potential from the solution of the Poisson's equation, which results in speeding up the simulation. MC uses the analytical non-parabolic anisotropic approximation [28] for the silicon band structure taking into account three valley minima, X , L , and Γ , using Herring-Vogt transformation to transform ellipsoidal surfaces to spherical ones in order to simplify a calculation of free flights and scattering events. The MC technique considers carrier scattering in a quantum-mechanical way by using typically Fermi Golden Rule [29] to obtain the transition rates. The following electron scattering mechanisms, important for silicon based devices, are included in VENDES: i) electron interactions with intra- and inter-valley acoustic and non-polar optical phonons [28,30], ii) electron interactions with ionised impurities using Ridley's third body exclusion [31,32] and static screening [29], and iii) electron interaction with interface roughness using Ando's 2D potential approach [33]. VENDES uses Boltzmann statistics when solving 3D Poisson equation and determining a final state after electron scattering but, the electron scattering with ionised impurities uses Fermi-Dirac statistics to calculate the static screening by a self-consistent calculation of the Fermi energy and the electron temperature from the average electron density and kinetic energy in a whole real space device simulation domain at each scattering event [34]. The inclusion of Fermi-Dirac statistics into electron scattering with ionised impurities turns to be sufficient to correctly simulate injection of carriers into the channel from a heavily doped source/drain when comparing the results from quantum corrected 3D finite element Monte Carlo device simulations with experimentally measured I-V characteristics in nanoscale FinFETs [29] and nanowire FETs [16].

3. Performance and Variability of GAA-NW FETs

In this work, VENDES has been applied to study state-of-the-art nanoscale GAA-NW FETs designed for future digital technology node generations [35]. Section 3.1 presents the GAA-NW FET description and main figures of merit. Section 3.2 shows a thorough analysis of the impact that different sources of fluctuations have on this architecture.

3.1. Benchmark Device

The device under study is a 10 nm gate length Si GAA-NW FET with an elliptically shaped cross-section that has been scaled [16] following the ITRS guidelines [35] from an experimental 22 nm gate length device from IBM [14]. Ref. [14] includes TEM images of the fabricated structure and the I_D - V_G characteristics that we have used to validate our device. The elliptically shaped cross-section of the transistor body as well as a lateral shape is a result of the advanced fabrication process in which the shape formation is mostly affected by etching. Figure 2 shows a comparison of experimental I_D - V_G characteristics of the 22 nm gate length GAA-NW FET versus the simulation results provided by VENDES SCH-MC. The drain bias is 1.0 V. The empirical doping values were not included in [14], so they were reverse engineered following the methodology described in [16]. Note that, the MC device simulations in VENDES are able to accurately reproduce the experimental results in all the active regions of the device, except for at a very low gate bias of 0.0 V, where the MC statistical noise is too high. At the very low gate bias, the DD device simulations are typically used.




Figure 2. I_D - V_G characteristics for a 22 nm gate length GAA-NW FET (gate-all-around nanowire field effect transistor) at a drain bias of 1.0 V comparing experimental results from [14] against Schrödinger equation corrected Monte Carlo (SCH-MC) simulations from VENDES. The maximum source/drain Gaussian doping has been set to $5 \times 10^{19} \text{ cm}^{-3}$.

The main dimensions and doping values used to model the 10 nm gate length Si GAA-NW FET are summarised in Table 1. The gate work-function (WF) was set to 4.4 eV. For this device, Figure 3 shows the I_D - V_G characteristics at a high drain bias of 0.7 V in both linear and logarithmic scales for DG-DD, SCH-DD and SCH-MC simulations. Note that SCH-MC simulations are calibration free, whereas the DG and DD models need to be properly fitted (see the main calibration parameters in Table 1) in order to achieve the agreement shown in Figure 3. The main figures of merit (FoM) that characterise the I_D - V_G characteristics are shown in Table 1.

FoMPy [36,37] is a python-based open source post-processing tool implemented in VENDES (see Figure 1) that automatically extracts the main FoMs of a I - V characteristics. This tool is very useful when performing statistical studies, where a large ensemble of devices needs to be analysed. In this work, the threshold voltage (V_T) has been obtained using the second derivation method, the off-current is obtained at a 0.0 V gate voltage, and the on-current has been extracted at a gate bias equal to $V_T + V_{DD}$, being V_{DD} the supply voltage (set to 0.7 V). The analysed device has a low off-current of $0.03 \mu\text{A}/\mu\text{m}$, acceptable for applications in mobile low power devices with a long battery life, and

an on-current of $1770 \mu\text{A}/\mu\text{m}$, that has been achieved by increasing the maximum S/D doping from $5 \times 10^{19} \text{cm}^{-3}$, used in the 22 nm gate length experimental device, to 10^{20}cm^{-3} . This increase in the doping has allowed to raise the device on-current by 40% (as previously shown in [38]), at the cost of a slight deterioration in the sub-threshold slope (SS). The device SS is 71 mV/dec, not far from the ideal limit of 60 mV/dec. Therefore, the device doping is one of the key design parameters that needs to be considered when designing a device for a specific application. For transistors aimed at high performance (HP), standard performance (SP) and low power (LP) applications, the $I_{\text{ON}}/I_{\text{OFF}}$ ratio is also a key parameter because it provides a global characterisation of the device operation. The observed $I_{\text{ON}}/I_{\text{OFF}}$ (6.63×10^4) is 27% larger than that of a similar gate length Si FinFET [7] of 10.7 nm.

Table 1. Device dimensions, doping values, main FoMs and calibration parameters for the 10 nm gate length Si GAA-NW FET.

Dimensions	Gate length (L_G) (nm)	10.0
	Source and drain (S/D) length ($L_{S/D}$) (nm)	14.0
	Channel width (W_{CH}) (nm)	5.70
	Channel height (H_{CH}) (nm)	7.17
	Equivalent oxide thickness (EOT) (nm)	0.80
Doping values	S/D n -type doping (N_{SD}) (cm^{-3})	10^{20}
	S/D doping lateral straggle (σ_x)	3.23
	S/D doping lateral peak (x_{max}) (nm)	7.80
Figures of merit	Subthreshold slope (SS) (mV/dec)	71.0
	Threshold voltage (V_T) (V)	0.250
	Off-current (I_{OFF}) ($\mu\text{A}/\mu\text{m}$)	0.027
	On-current (I_{ON}) ($\mu\text{A}/\mu\text{m}$)	1770
	$I_{\text{ON}}/I_{\text{OFF}}$ ratio	6.63×10^4
Calibration parameters	Saturation velocity (v_{sat}) (cm/s)	1.30×10^7
	Perpendicular critical electric field (E_{CN}) (V/cm)	9.95×10^5
	DG electron mass in the transport direction (m_x) (m_0)	0.50
	DG electron masses in the confinement direction ($m_{y,z}$) (m_0)	0.10




Figure 3. I_D - V_G characteristics for a 10 nm gate length GAA-NW FET at a drain bias of 0.7 V comparing simulation results from density-gradient quantum-corrected drift-diffusion simulations (DG-DD), Schrödinger quantum-corrected drift-diffusion simulations (SCH-DD) and SCH-MC. The maximum source/drain Gaussian doping has been set to 10^{20}cm^{-3} .

3.2. Variability Models

Several sources of intrinsic device variability are considered in VENDES: i) Metal Grain Granularity (MGG) [39], ii) line edge roughness (LER) [16], iii) gate edge roughness (GER) [7] and iv) random discrete dopants (RD) [40]. These variability sources, together with oxide thickness variations (OTV) and interface trap charges (ITC), were shown to affect FinFETs and GAA-NW FETs the most [5,41].

The MGG is modelled by altering the work-function of the device gate so it matches metal grain distributions either observed empirically via KPFM [42], or generated using the Voronoi approach, where the experimental shapes and values of different grain orientations are mimicked [43]. Figure 4a shows an example of a Voronoi TiN metal profile applied to the device gate. The WF values are 4.4 eV and 4.6 eV and their respective probabilities of occurrence 40% and 60%. The average grain size is 5 nm.

RD are introduced in the *n*-type doped S/D regions using a rejection technique from the doping profile (shown in Table 1) of the ideal device. Initially, dopants with their associated charge are distributed on an atomistic grid defined by the location of the atoms. Then, this charge is mapped to the device tetrahedral mesh using the cloud-in-cell technique, in order to generate an atomistic electron density distribution [44], as shown in Figure 4b.

GER and LER are modelled similarly, the device gate (in case of the GER) or the edge of the nanowire (in case of the LER) are deformed according to the shape of a given roughness profile created via the Fourier synthesis method [45]. Two parameters are used to characterise these deformations: i) the root mean square (RMS) height, that sets the amplitude of the roughness, and ii) the correlation length (CL), that accounts for the spatial correlation between the deformations in the different points of the device. Figure 4c,d show examples of devices affected by the GER (with a CL = 11 nm) and the LER (with a CL = 20 nm), respectively. In both cases the RMS height is 0.8 nm.




Figure 4. Examples of different sources of variability applied to the 10 nm gate length GAA-NW FET: (a) TiN metal profile (with work-function values of 4.4 eV and 4.6 eV) applied to the device gate leading to metal grain granularity (MGG) variations, (b) effect of the random dopants (RD) present in the source/drain regions of the device on the device electron concentration, (c) device gate affected by gate edge roughness (GER) and (d) device body under line edge roughness (LER) variations.

For each variability source, ensembles of 300 device configurations were created and simulated at a high drain bias of 0.7 V. Figure 5 shows the impact of the aforementioned sources on the 10 nm GAA-NW FET threshold voltage variability. The statistical sum of the four sources of variability (COMB) has also been included as comparison. Results show that GAA-NW FETs are heavily influenced by the LER variability in the sub-threshold region, with σV_T values 1.4 and 2.0 times larger than those of the MGG and the RD, respectively. The GER is the least influential source of variability having its σV_T a 86% lower than that of the LER. Note that the combination of the four sources of variability leads to a V_T standard deviation of 55.5 mV, a value 85% larger than the one observed ($\sigma V_T = 30$ mV) in a similar gate length Si FinFET [7] of 10.7 nm.




Figure 5. Comparison of the threshold voltage standard deviation due to four different variability sources (GER, RD, MGG and LER) and their combined effect (COMB) in the 10 nm GAA-NW FET.

Variability studies are highly computational demanding because they require the simulation of hundreds or thousands of device configurations in order to obtain results with statistical significance. Table 2 shows, for the different simulation methodologies implemented in VENDES, the total times for the solution of one I_D - V_G bias point at a high drain bias of 0.7 V on a single core for two different CPUs. Note that the simulation time for a SCH-MC simulation is around 70 times longer than a quantum-corrected DD study. For that reason, VENDES performs sub-threshold region variability studies (see the flowchart in Figure 1) using either DG or SCH-DD simulations. The reason for this is twofold: i) in the sub-threshold, the electrostatics dominate and quantum-corrected DD simulations are able to provide accurate results and, ii) MC results can be extremely noisy at very low gate biases and lead to incorrect off-current or sub-threshold slope values. However, in the on-region regime, VENDES performs the variability studies via the SCH-MC simulations since the DD approach is unable to capture a non-equilibrium carrier transport even if it is properly calibrated, leading to large over- or under-estimation of the variability [38]. However, it is important to remark (as seen in Figure 3), that both SCH-DD and MC-DD simulations match perfectly at the threshold.

In the quest for the reduction of the computational time, several alternatives have been investigated: i) the parallelisation of the simulation code using a message passing interface (MPI), explained in detail in [46], to take advantage of increasingly available computational infrastructures, such as clusters and supercomputers and, ii) the development of a methodology to predict the impact of the variability sources. A sequential simulation of one I_D - V_G bias point using the SCH-DD method is 960 s, see Table 2 for runs using the Intel(R) Xeon(R) CPU. When using a parallel version of the code with 2 and 4 processors, this time is reduced to 613 s (78 % parallel efficiency) and 363 s (66 % parallel efficiency), respectively.

Table 2. Total time for the solution of one gate bias point as a function on the simulation method. Results have been obtained on a single core for two different CPUs: an AMD Opteron 6262HE @ 1.60 GHz and a Intel(R) Xeon(R) E5-2643 v2 @ 3.50 GHz.

Simulation Method	AMD Time (hh:mm)	Intel Time (hh:mm)
DD	00:28	00:08
DG-DD	01:02	00:20
SCH-DD	00:55	00:16
SCH-MC	70:00	35:00

On the other hand, the Fluctuation Sensitivity Map (FSM) approach [47,48] is a methodology that we developed to predict the impact of the variability sources. This post-processing tool (see the VENDES flowchart in Figure 1) is based on the creation of a map that provides information of the sensitivity of the different regions of a device to a particular source of variability. Once the map is created, it can be used to predict the statistical variability, with a very small error, under different input parameters as shown in Ref. [47]. In a typical variability study, we simulate at least 300 device configurations per variability source and characteristic parameter. This characteristic parameter can be the grain size in the MGG study, or the CL and RMS in a study of LER and GER. For instance, a full MGG variability study will require simulations of several grain sizes (a minimum of three). Therefore, the total computational cost of this full study using the SCH-DD or SCH-MC methods will be 300 h and 31500 h, respectively (for the Intel(R) Xeon(R) CPU in the sequential case). These times can be reduced by 66% using the FSM because once one set of 300 device configurations is simulated and used to create the FSM (which can take up to 2 min), the map can be used to predict the variability results for the remaining grain sizes without any further statistical computations.

The FSM can be also used as an assistance in the design of variability-resistant device architectures since it pinpoints to parts of the device the manufacturers should concentrate their efforts on. Figure 6 shows an example of the on-current FSM obtained when a single LER deformation is applied to a specific location of the device, narrowing its width. Using this synthetic deformation, it is possible to sweep all the locations along the device, measuring the changes in the FoM that enable us to the spatial sensitivity to LER variations. Note that, in Figure 6 (bottom), a negative (positive) sensitivity indicates an increase (decrease) in the on-current. The effect of the synthetic deformation on the on-current depends on its position along the transistor. Any change in the NW width happening near the source-gate junction will heavily impact the device on-current whereas if the deformation occurs near the source or drain ends, its impact on the on-current will be minimal.




Figure 6. (Top) Schematic of a 10 nm gate length GAA-NW FET affected by a localised LER deformation. (Bottom) 1D on-current FSM generated from the simulation of 100 localised LER profiles swept along the device channel at a 0.7 V drain bias.

Similarly, the FSM can be applied to other sources of variability, like the MGG, taking into account that the generated fluctuation map will now be two-dimensional (2D), in order to characterise the whole device gate. Figure 7a shows a scheme of the device that has a fixed WF value of 4.6 eV in all the gate except from a narrow strip in which the WF is 4.4 eV. This narrow strip is swept along the gate and for each position, the device configuration was simulated at a high drain bias of 0.7 V and the corresponding on-current was extracted. The resulting 2D on-current FSM due to the MGG is shown in Figure 7b. This map allows us to establish that any variation in the WF located between $X = 0.0$ nm

(middle of the gate) and $X = -2.5$ nm, will have the largest impact on the device performance. However, the GAA-NW FET will be practically insensitive to WF variations happening in the proximity of the source ($X = -5.0$ nm) or the drain ($X = 5.0$ nm) junctions.




Figure 7. (a) Schematic of a 10 nm gate length GAA-NW FET affected by a synthetic MGG profile. The WF is 4.6 eV in all the gate except from a narrow strip (0.1 nm wide) with a WF 4.4 eV. (b) 2D on-current FSM generated from the simulation of 100 synthetic gate profiles swept along the device at a 0.7 V drain bias.

4. Conclusions

VENDES, an in-house-built 3D multi-method device simulator, has been used to characterise the performance and resistance to variability of a 10 nm gate length Si GAA-NW FET scaled down from an experimental transistor [14] following ITRS guidelines [35]. The off-current of the device is $0.03 \mu\text{A}/\mu\text{m}$, and the on-current of $1770 \mu\text{A}/\mu\text{m}$, delivering the $I_{\text{ON}}/I_{\text{OFF}}$ ratio of 6.63×10^4 . The device SS is 71 mV/dec, not far from the ideal limit of 60 mV/dec. σV_T due to the statistical combination of LER, GER, MGG and RD is 55.5 mV, a value significantly larger than that of a similar gate length Si FinFET of 10.7 nm (30 mV). This larger threshold voltage variability indicates that the variability effects may be another limiting factor for the adoption of the GAA-NW FETs in the future technological nodes.

Finally, the FSM allowed us to determine which regions of the device are the most sensitive to the LER and MGG variations and influence the device characteristics the most. In the case of the LER, the changes in the device width occurring near the source-gate junction will heavily impact the device on-current whereas any deformation happening near the source or the drain, will have a negligible influence on the on-current. In the case of the MGG, the most sensitive region of the device is localised between the middle of the gate and the proximity of the gate-source junction. The information provided by the FSM can be very useful as an aid for the creation of fluctuation-resistant device architectures.

Author Contributions: Research conceptualization, N.S. and A.G.-L.; methodology, G.I., N.S. and A.G.-L.; software, D.N., G.E., K.K. and G.I.; validation, D.N., G.E., G.I., N.S. and A.G.-L.; writing—original draft preparation, N.S. and K.K.; supervision, K.K. and A.G.-L.

Funding: This research was supported in part by the Spanish Government under the projects TIN2013-41129-P, TIN2016-76373-P and RYC-2017-23312, by Xunta de Galicia and FEDER funds (GRC 2014/008) and by the Consellería de Cultura, Educación e Ordenación Universitaria (accreditation 2016-2019, ED431G/08).

Acknowledgments: The authors thank Centro de Supercomputación de Galicia (CESGA) for the computer resources provided.

Conflicts of Interest: The authors declare no conflict of interest.

Abbreviations

The following abbreviations are used in this manuscript:

DD	Drift diffusion
DG	Density gradient
FE	Finite-element
FinFET	Fin field effect transistor
FSM	Fluctuation sensitivity map
GAA-NW FET	Gate-all-around nanowire field effect transistor
GER	Gate edge roughness
KPFM	Kelvin probe force microscopy
LER	Line edge roughness
MC	Monte Carlo
MGG	Metal grain granularity
RD	Random discrete dopants

References

- Badami, O.; Driussi, F.; Palestri, P.; Selmi, L.; Esseni, D. Performance comparison for FinFETs, nanowire and stacked nanowires FETs: Focus on the influence of surface roughness and thermal effects. In Proceedings of the 2017 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 2–6 December 2017; pp. 13.2.1–13.2.4. doi:10.1109/IEDM.2017.8268382. [CrossRef]
- Yoon, J.S.; Rim, T.; Kim, J.; Meyyappan, M.; Baek, C.K.; Jeong, Y.H. Vertical gate-all-around junctionless nanowire transistors with asymmetric diameters and underlap lengths. *J. Appl. Phys.* **2014**, *105*, 102105. doi:10.1063/1.4895030. [CrossRef]
- Mikolajick, T.; Heinzig, A.; Trommer, J.; Pregl, S.; Grube, M.; Cuniberti, G.; Weber, W. Silicon nanowires—A versatile technology platform. *Phys. Status Solidi Rapid Res. Lett.* **2013**, *7*, 793–799. doi:10.1002/pssr.201307247. [CrossRef]
- IEEE International Roadmap for Devices and Systems (IRDS), More Moore. 2017. Available online: <https://irds.ieee.org/roadmap-2017> (accessed on 24 July 2019).
- Wang, X.; Brown, A.R.; Cheng, B.; Asenov, A. Statistical variability and reliability in nanoscale FinFETs. In Proceedings of the 2011 International Electron Devices Meeting, Washington, DC, USA, 5–7 December 2011; pp. 5.4.1–5.4.4. doi:10.1109/IEDM.2011.6131494. [CrossRef]
- Nagy, D.; Indalecio, G.; García-Loureiro, A.J.; Elmessary, M.A.; Kalna, K.; Seoane, N. FinFET Versus Gate-All-Around Nanowire FET: Performance, Scaling, and Variability. *IEEE J. Electron Devices Soc.* **2018**, *6*, 332–340. doi:10.1109/JEDS.2018.2804383. [CrossRef]
- Espiñeira, G.; Nagy, D.; Indalecio, G.; García-Loureiro, A.J.; Kalna, K.; Seoane, N. Impact of Gate Edge Roughness Variability on FinFET and Gate-All-Around Nanowire FET. *IEEE Electron Device Lett.* **2019**, *40*, 510–513. doi:10.1109/LED.2019.2900494. [CrossRef]
- Vasileska, D.; Goodnick, S.M.; Klimeck, G. *Computational Electronics: Semiclassical and Quantum Device Modeling and Simulation*; CRC Press: Boca Raton, USA, 2010.
- Asenov, A.; Cheng, B.; Wang, X.; Brown, A.R.; Millar, C.; Alexander, C.; Amoroso, S.M.; Kuang, J.B.; Nassif, S.R. Variability Aware Simulation Based Design—Technology Cooptimization (DTCO) Flow in 14 nm FinFET/SRAM Cooptimization. *IEEE Trans. Electron Devices* **2015**, *62*, 1682–1690. doi:10.1109/TED.2014.2363117. [CrossRef]
- Selberherr, S. *Simulation of Semiconductor Devices and Processes*; Springer-Verlag: Wien, Vienna; New York, NY, USA, 1993.

11. Fang, J.; Vandenberghe, W.; Fu, B.; Fischetti, M. Pseudopotential-based electron quantum transport: Theoretical formulation and application to nanometer-scale silicon nanowire transistors. *J. Appl. Phys.* **2016**, *119*, 035701. [[CrossRef](#)]
12. Datta, S. Nanoscale device modeling: The Green's function method. *Superlattices Microstruct.* **2000**, *28*, 253–278. doi:10.1006/spmi.2000.0920. [[CrossRef](#)]
13. Luisier, M.; Klimeck, G. Atomistic full-band simulations of silicon nanowire transistors: Effects of electron-phonon scattering. *Phys. Rev. B* **2009**, *80*, 155430. doi:10.1103/PhysRevB.80.155430. [[CrossRef](#)]
14. Bangsaruntip, S.; Balakrishnan, K.; Cheng, S.L.; Chang, J.; Brink, M.; Lauer, I.; Bruce, R.L.; Engelmann, S.U.; Pyzyna, A.; Cohen, G.M.; et al. Density scaling with gate-all-around silicon nanowire MOSFETs for the 10 nm node and beyond. In Proceedings of the IEEE Electron Devices Meeting (IEDM), Washington, DC, USA, 9–11 December 2013; pp. 20.2.1–20.2.4. doi:10.1109/IEDM.2013.6724667. [[CrossRef](#)]
15. Geuzaine, C.; Remacle, J.F. Gmsh: A three-dimensional finite element mesh generator with built-in pre- and post-processing facilities. *Int. J. Numer. Meth. Eng.* **2009**, *79*, 1309–1331. doi:10.1002/nme.2579. [[CrossRef](#)]
16. Elmessary, M.A.; Nagy, D.; Aldegunde, M.; Seoane, N.; Indalecio, G.; Lindberg, J.; Dettmer, W.; Perić, D.; García-Loureiro, A.J.; Kalna, K. Scaling/LER study of Si GAA nanowire FET using 3D finite element Monte Carlo simulations. *Solid-State Electron.* **2017**, *128*, 17–24. Extended papers selected from EUROSIOI-ULIS 2016, doi:10.1016/j.sse.2016.10.018. [[CrossRef](#)]
17. Garcia-Loureiro, A.J.; Seoane, N.; Aldegunde, M.; Valin, R.; Asenov, A.; Martinez, A.; Kalna, K. Implementation of the Density Gradient Quantum Corrections for 3-D Simulations of Multigate Nanoscaled Transistors. *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.* **2011**, *30*, 841–851. doi:10.1109/TCAD.2011.2107990. [[CrossRef](#)]
18. Ancona, M.G.; Yu, Z.; Dutton, R.W.; Voorde, P.J.V.; Cao, M.; Vook, D. Density-Gradient Analysis of MOS Tunneling. *IEEE Trans. Electron Devices* **2000**, *47*, 2310–2319. doi:10.1109/16.887013. [[CrossRef](#)]
19. Asenov, A.; Watling, J.R.; Brown, A.R.; Ferry, D.K. The Use of Quantum Potentials for Confinement and Tunnelling in Semiconductor Devices. *J. Comput. Electron.* **2002**, *1*, 503–513. doi:10.1023/A:1022905508032. [[CrossRef](#)]
20. Seoane, N.; Indalecio, G.; Comesana, E.; Aldegunde, M.; García-Loureiro, A.J.; Kalna, K. Random Dopant, Line-Edge Roughness, and Gate Workfunction Variability in a Nano InGaAs FinFET. *IEEE Trans. Electron Devices* **2014**, *61*, 466–472. doi:10.1109/TED.2013.2294213. [[CrossRef](#)]
21. Kovac, U.; Alexander, C.; Roy, G.; Riddet, C.; Cheng, B.; Asenov, A. Hierarchical Simulation of Statistical Variability: From 3-D MC With ab initio Ionized Impurity Scattering to Statistical Compact Models. *IEEE Trans. Electron Devices* **2010**, *57*, 2418–2426. doi:10.1109/TED.2010.2062517. [[CrossRef](#)]
22. Winstead, B.; Ravaioli, U. A quantum correction based on Schrodinger equation applied to Monte Carlo device simulation. *IEEE Trans. Electron Devices* **2003**, *50*, 440–446. doi:10.1109/TED.2003.809431. [[CrossRef](#)]
23. Lindberg, J.; Aldegunde, M.; Nagy, D.; Dettmer, W.G.; Kalna, K.; García-Loureiro, A.J.; Perić, D. Quantum Corrections Based on the 2-D Schrödinger Equation for 3-D Finite Element Monte Carlo Simulations of Nanoscaled FinFETs. *IEEE Trans. Electron Devices* **2014**, *61*, 423–429. doi:10.1109/TED.2013.2296209. [[CrossRef](#)]
24. Elmessary, M.A.; Nagy, D.; Aldegunde, M.; Lindberg, J.; Dettmer, W.G.; Perić, D.; García-Loureiro, A.J.; Kalna, K. Anisotropic Quantum Corrections for 3-D Finite-Element Monte Carlo Simulations of Nanoscale Multigate Transistors. *IEEE Trans. Electron Devices* **2016**, *63*, 933–939. doi:10.1109/TED.2016.2519822. [[CrossRef](#)]
25. Assad, F.; Banoo, K.; Lundstrom, M. The drift-diffusion equation revisited. *Solid-State Electron.* **1997**, *42*, 283–295. doi:10.1016/S0038-1101(97)00263-3. [[CrossRef](#)]
26. Caughey, D.M.; Thomas, R.E. Carrier Mobilities in Silicon Empirically Related to Doping and Field. *Proc. IEEE* **1967**, *55*, 2192–2193. doi:10.1109/PROC.1967.6123. [[CrossRef](#)]
27. Yamaguchi, K. Field-dependent mobility model for two-dimensional numerical analysis of MOSFET's. *IEEE Trans. Electron Devices* **1979**, *26*, 1068–1074. doi:10.1109/T-ED.1979.19547. [[CrossRef](#)]
28. Jacoboni, C.; Lugli, P. *The Monte Carlo Method for Semiconductor Device Simulation*; Computational Microelectronics; Springer: Vienna, Austria, 2012.
29. Aldegunde, M.; García-Loureiro, A.J.; Kalna, K. 3D Finite Element Monte Carlo Simulations of Multigate Nanoscale Transistors. *IEEE Trans. Electron Devices* **2013**, *60*, 1561–1567. doi:10.1109/TED.2013.2253465. [[CrossRef](#)]

30. Tomizawa, K. *Numerical Simulation of Submicron Semiconductor Devices*; Artech House Materials Science Library, Artech House: Boston, USA, 1993.
31. Ridley, B.K. Reconciliation of the Conwell-Weisskopf and Brooks-Herring formulae for charged-impurity scattering in semiconductors: Third-body interference. *J. Phys. C Solid State Phys.* **1977**, *10*, 1589. [[CrossRef](#)]
32. de Roer, T.G.V.; Widdershoven, F.P. Ionized impurity scattering in Monte Carlo calculations. *J. Appl. Phys.* **1986**, *59*, 813–815. doi:10.1063/1.336603. [[CrossRef](#)]
33. Ferry, D. *Semiconductor Transport*; Taylor & Francis: London, United Kingdom, 2000.
34. Islam, A.; Kalna, K. Monte Carlo simulations of mobility in doped GaAs using self-consistent Fermi–Dirac statistics. *Semicond. Sci. Technol.* **2012**, *26*, 039501. [[CrossRef](#)]
35. International Technology Roadmap for Semiconductors (ITRS). 2016. Available online: <http://www.itrs.net/> (accessed on 24 July 2019).
36. Espiñeira, G.; Seoane, N.; Nagy, D.; Indalecio, G.; García-Loureiro, A.J. FoMPy: A figure of merit extraction tool for semiconductor device simulations. In Proceedings of the 2018 Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon (EUROSOI-ULIS), Granada, Spain, 19–21 March 2018. doi:10.1109/ULIS.2018.8354752. [[CrossRef](#)]
37. Espiñeira, G.; Nagy, D.; García-Loureiro, A.J.; Seoane, N.; Indalecio, G. Impact of threshold voltage extraction methods on semiconductor device variability. *Solid-State Electron.* **2019**, *159*, 165–170. doi:10.1016/j.sse.2019.03.055. [[CrossRef](#)]
38. Nagy, D.; Indalecio, G.; García-Loureiro, A.J.; Espiñeira, G.; Elmessary, M.A.; Kalna, K.; Seoane, N. Drift-Diffusion Versus Monte Carlo Simulated ON-Current Variability in Nanowire FETs. *IEEE Access* **2019**, *7*, 12790–12797. doi:10.1109/ACCESS.2019.2892592. [[CrossRef](#)]
39. Indalecio, G.; Aldegunde, M.; Seoane, N.; Kalna, K.; García-Loureiro, A.J. Statistical study of the influence of LER and MGG in SOI MOSFET. *Semicond. Sci. Technol.* **2014**, *29*, 045005. [[CrossRef](#)]
40. Seoane, N.; Indalecio, G.; Nagy, D.; Kalna, K.; García-Loureiro, A.J. Impact of Cross-Sectional Shape on 10-nm Gate Length InGaAs FinFET Performance and Variability. *IEEE Trans. Electron Devices* **2018**, *65*, 456–462. doi:10.1109/TED.2017.2785325. [[CrossRef](#)]
41. Wang, R.; Zhuge, J.; Huang, R.; Yu, T.; Zou, J.; Kim, D.W.; Park, D.; Wang, Y. Investigation on Variability in Metal-Gate Si Nanowire MOSFETs: Analysis of Variation Sources and Experimental Characterization. *IEEE Trans. Electron Devices* **2011**, *58*, 2317–2325. doi:10.1109/TED.2011.2115246. [[CrossRef](#)]
42. Ruiz, A.; Seoane, N.; Claramunt, S.; García-Loureiro, A.; Porti, M.; Couso, C.; Martin-Martinez, J.; Nafria, M. Workfunction fluctuations in polycrystalline TiN observed with KPFM and their impact on MOSFETs variability. *Appl. Phys. Lett.* **2019**, *114*, 093502. doi:10.1063/1.5090855. [[CrossRef](#)]
43. Indalecio, G.; García-Loureiro, A.J.; Iglesias, N.S.; Kalna, K. Study of Metal-Gate Work-Function Variation Using Voronoi Cells: Comparison of Rayleigh and Gamma Distributions. *IEEE Trans. Electron Devices* **2016**, *63*, 2625–2628. doi:10.1109/TED.2016.2556749. [[CrossRef](#)]
44. Asenov, A.; Brown, A.R.; Roy, G.; Cheng, B.; Alexander, C.; Riddet, C.; Kovac, U.; Martinez, A.; Seoane, N.; Roy, S. Simulation of statistical variability in nano-CMOS transistors using drift-diffusion, Monte Carlo and non-equilibrium Green’s function techniques. *J. Comput. Electron.* **2009**, *8*, 349–373. doi:10.1007/s10825-009-0292-0. [[CrossRef](#)]
45. Asenov, A.; Kaya, S.; Brown, A.R. Intrinsic parameter fluctuations in decananometer MOSFETs introduced by gate line edge roughness. *IEEE Trans. Electron Devices* **2003**, *50*, 1254–1260. doi:10.1109/TED.2003.813457. [[CrossRef](#)]
46. Seoane, N.; García-Loureiro, A.J.; Aldegunde, M. Optimisation of linear systems for 3D parallel simulation of semiconductor devices: Application to statistical studies. *Int. J. Numer. Model. Electron. Netw. Devices Fields* **2009**, *22*, 235–258. doi:10.1002/jnm.695. [[CrossRef](#)]
47. Indalecio, G.; Seoane, N.; Kalna, K.; García-Loureiro, A.J. Fluctuation Sensitivity Map: A Novel Technique to Characterise and Predict Device Behaviour Under Metal Grain Work-Function Variability Effects. *IEEE Trans. Electron Devices* **2017**, *64*, 1695–1701. doi:10.1109/TED.2017.2670060. [[CrossRef](#)]
48. Indalecio, G.; García-Loureiro, A.J.; Elmessary, M.A.; Kalna, K.; Seoane, N. Spatial Sensitivity of Silicon GAA Nanowire FETs Under Line Edge Roughness Variations. *IEEE J. Electron Devices Soc.* **2018**, *6*, 601–610. doi:10.1109/JEDS.2018.2828504. [[CrossRef](#)]



© 2019 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<http://creativecommons.org/licenses/by/4.0/>).