No Cover Image

Journal article 161 views 243 downloads

Parallel Implementation of Particle Swarm Optimization on FPGA

Alexandre L. X. Da Costa, Caroline A. D. Silva, Matheus Torquato Orcid Logo, Marcelo A. C. Fernandes

IEEE Transactions on Circuits and Systems II: Express Briefs, Volume: 66, Issue: 11, Pages: 1875 - 1879

Swansea University Author: Matheus Torquato Orcid Logo

Abstract

This brief proposes a parallel implementation, with fixed point, of the particle swarm optimization (PSO) algorithm on field-programmable gate array (FPGA). Results associated with the processing time and area occupancy on FPGA for several numbers of particles and dimensions were analyzed. Studies c...

Full description

Published in: IEEE Transactions on Circuits and Systems II: Express Briefs
ISSN: 1549-7747 1558-3791
Published: Institute of Electrical and Electronics Engineers (IEEE) 2019
Online Access: Check full text

URI: https://cronfa.swan.ac.uk/Record/cronfa52618
Tags: Add Tag
No Tags, Be the first to tag this record!
first_indexed 2019-10-31T13:18:31Z
last_indexed 2020-12-15T04:14:30Z
id cronfa52618
recordtype SURis
fullrecord <?xml version="1.0"?><rfc1807><datestamp>2020-12-14T12:27:23.0657287</datestamp><bib-version>v2</bib-version><id>52618</id><entry>2019-10-31</entry><title>Parallel Implementation of Particle Swarm Optimization on FPGA</title><swanseaauthors><author><sid>7a053c668886b4642286baed36fdba90</sid><ORCID>0000-0001-6356-3538</ORCID><firstname>Matheus</firstname><surname>Torquato</surname><name>Matheus Torquato</name><active>true</active><ethesisStudent>false</ethesisStudent></author></swanseaauthors><date>2019-10-31</date><deptcode>SCS</deptcode><abstract>This brief proposes a parallel implementation, with fixed point, of the particle swarm optimization (PSO) algorithm on field-programmable gate array (FPGA). Results associated with the processing time and area occupancy on FPGA for several numbers of particles and dimensions were analyzed. Studies concerning the accuracy of the PSO response for the optimization problem using the Rastrigin function were also analyzed for the hardware implementation. The project was developed on the Virtex-6 xc6vcx240t 1ff1156 FPGA.</abstract><type>Journal Article</type><journal>IEEE Transactions on Circuits and Systems II: Express Briefs</journal><volume>66</volume><journalNumber>11</journalNumber><paginationStart>1875</paginationStart><paginationEnd>1879</paginationEnd><publisher>Institute of Electrical and Electronics Engineers (IEEE)</publisher><placeOfPublication/><isbnPrint/><isbnElectronic/><issnPrint>1549-7747</issnPrint><issnElectronic>1558-3791</issnElectronic><keywords/><publishedDay>1</publishedDay><publishedMonth>11</publishedMonth><publishedYear>2019</publishedYear><publishedDate>2019-11-01</publishedDate><doi>10.1109/tcsii.2019.2895343</doi><url/><notes/><college>COLLEGE NANME</college><department>Computer Science</department><CollegeCode>COLLEGE CODE</CollegeCode><DepartmentCode>SCS</DepartmentCode><institution>Swansea University</institution><apcterm/><lastEdited>2020-12-14T12:27:23.0657287</lastEdited><Created>2019-10-31T11:22:50.8753281</Created><path><level id="1">Professional Services</level><level id="2">ISS - Uncategorised</level></path><authors><author><firstname>Alexandre L. X. Da</firstname><surname>Costa</surname><order>1</order></author><author><firstname>Caroline A. D.</firstname><surname>Silva</surname><order>2</order></author><author><firstname>Matheus</firstname><surname>Torquato</surname><orcid>0000-0001-6356-3538</orcid><order>3</order></author><author><firstname>Marcelo A. C.</firstname><surname>Fernandes</surname><order>4</order></author></authors><documents><document><filename>52618__15758__2b7c86b92a784cb2934a6cc6b191183f.pdf</filename><originalFilename>decosta2019.pdf</originalFilename><uploaded>2019-10-31T11:26:54.2163500</uploaded><type>Output</type><contentLength>929388</contentLength><contentType>application/pdf</contentType><version>Accepted Manuscript</version><cronfaStatus>true</cronfaStatus><embargoDate>2019-10-31T00:00:00.0000000</embargoDate><copyrightCorrect>true</copyrightCorrect></document></documents><OutputDurs/></rfc1807>
spelling 2020-12-14T12:27:23.0657287 v2 52618 2019-10-31 Parallel Implementation of Particle Swarm Optimization on FPGA 7a053c668886b4642286baed36fdba90 0000-0001-6356-3538 Matheus Torquato Matheus Torquato true false 2019-10-31 SCS This brief proposes a parallel implementation, with fixed point, of the particle swarm optimization (PSO) algorithm on field-programmable gate array (FPGA). Results associated with the processing time and area occupancy on FPGA for several numbers of particles and dimensions were analyzed. Studies concerning the accuracy of the PSO response for the optimization problem using the Rastrigin function were also analyzed for the hardware implementation. The project was developed on the Virtex-6 xc6vcx240t 1ff1156 FPGA. Journal Article IEEE Transactions on Circuits and Systems II: Express Briefs 66 11 1875 1879 Institute of Electrical and Electronics Engineers (IEEE) 1549-7747 1558-3791 1 11 2019 2019-11-01 10.1109/tcsii.2019.2895343 COLLEGE NANME Computer Science COLLEGE CODE SCS Swansea University 2020-12-14T12:27:23.0657287 2019-10-31T11:22:50.8753281 Professional Services ISS - Uncategorised Alexandre L. X. Da Costa 1 Caroline A. D. Silva 2 Matheus Torquato 0000-0001-6356-3538 3 Marcelo A. C. Fernandes 4 52618__15758__2b7c86b92a784cb2934a6cc6b191183f.pdf decosta2019.pdf 2019-10-31T11:26:54.2163500 Output 929388 application/pdf Accepted Manuscript true 2019-10-31T00:00:00.0000000 true
title Parallel Implementation of Particle Swarm Optimization on FPGA
spellingShingle Parallel Implementation of Particle Swarm Optimization on FPGA
Matheus Torquato
title_short Parallel Implementation of Particle Swarm Optimization on FPGA
title_full Parallel Implementation of Particle Swarm Optimization on FPGA
title_fullStr Parallel Implementation of Particle Swarm Optimization on FPGA
title_full_unstemmed Parallel Implementation of Particle Swarm Optimization on FPGA
title_sort Parallel Implementation of Particle Swarm Optimization on FPGA
author_id_str_mv 7a053c668886b4642286baed36fdba90
author_id_fullname_str_mv 7a053c668886b4642286baed36fdba90_***_Matheus Torquato
author Matheus Torquato
author2 Alexandre L. X. Da Costa
Caroline A. D. Silva
Matheus Torquato
Marcelo A. C. Fernandes
format Journal article
container_title IEEE Transactions on Circuits and Systems II: Express Briefs
container_volume 66
container_issue 11
container_start_page 1875
publishDate 2019
institution Swansea University
issn 1549-7747
1558-3791
doi_str_mv 10.1109/tcsii.2019.2895343
publisher Institute of Electrical and Electronics Engineers (IEEE)
college_str Professional Services
hierarchytype
hierarchy_top_id professionalservices
hierarchy_top_title Professional Services
hierarchy_parent_id professionalservices
hierarchy_parent_title Professional Services
department_str ISS - Uncategorised{{{_:::_}}}Professional Services{{{_:::_}}}ISS - Uncategorised
document_store_str 1
active_str 0
description This brief proposes a parallel implementation, with fixed point, of the particle swarm optimization (PSO) algorithm on field-programmable gate array (FPGA). Results associated with the processing time and area occupancy on FPGA for several numbers of particles and dimensions were analyzed. Studies concerning the accuracy of the PSO response for the optimization problem using the Rastrigin function were also analyzed for the hardware implementation. The project was developed on the Virtex-6 xc6vcx240t 1ff1156 FPGA.
published_date 2019-11-01T04:01:21Z
_version_ 1756146781523017728
score 10.926129