Journal article 1063 views
Device and Circuit Performance of the Future Hybrid III–V and Ge-Based CMOS Technology
IEEE Transactions on Electron Devices, Volume: 63, Issue: 10, Pages: 3893 - 3899
Swansea University Author: Karol Kalna
Full text not available from this repository: check for access using links below.
DOI (Published version): 10.1109/TED.2016.2603188
Abstract
The device and circuit performance of InGaAs and Ge hybrid CMOS with a gate length of 20 nm using an implant free quantum well (QW) device architecture is evaluated using a multi-scale methodology by ensemble Monte Carlo simulation, drift-diffusion simulation, compact modeling, and TCAD mixed-mode c...
Published in: | IEEE Transactions on Electron Devices |
---|---|
ISSN: | 0018-9383 1557-9646 |
Published: |
2016
|
Online Access: |
Check full text
|
URI: | https://cronfa.swan.ac.uk/Record/cronfa33255 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Abstract: |
The device and circuit performance of InGaAs and Ge hybrid CMOS with a gate length of 20 nm using an implant free quantum well (QW) device architecture is evaluated using a multi-scale methodology by ensemble Monte Carlo simulation, drift-diffusion simulation, compact modeling, and TCAD mixed-mode circuit simulation. We report that the QW and doped substrate of the hybrid CMOS help to reduce short channel effects (SCE) by enhanced carrier confinement. The QW architecture reduces the negative impact of a low density of states in III-V materials. In addition, the calculated access resistance is found to be a much lower than in Si counterparts thanks to a heavily doped overgrowth source/drain contact. We predict an overall low gate capacitance and a large drive current when compared with Si-CMOS that leads to a significant reduction in a circuit propagation time delay (5.5 ps). |
---|---|
Item Description: |
TED on III-V/Ge CMOS: Have been used in the development of new emerging nano-CMOS technology (Meuris Marc meuris@imec.be, program manager at IMEC)add TSMC, IBM, and GlobalFoundries |
Keywords: |
TCAD, III–V, CMOS, compact modeling, drift diffusion (DD), Ge, Monte Carlo (MC) |
College: |
Faculty of Science and Engineering |
Issue: |
10 |
Start Page: |
3893 |
End Page: |
3899 |