Journal article 1652 views
Impact of interface state trap density on the performance characteristics of different III–V MOSFET architectures
Karol Kalna 
Microelectronics Reliability
Swansea University Author:
Karol Kalna
Full text not available from this repository: check for access using links below.
DOI (Published version): 10.1016/j.microrel.2009.11.017
Abstract
Impact of interface state trap density on the performance characteristics of different III–V MOSFET architectures
| Published in: | Microelectronics Reliability |
|---|---|
| Published: |
2010
|
| URI: | https://cronfa.swan.ac.uk/Record/cronfa6065 |
| College: |
Faculty of Science and Engineering |
|---|