No Cover Image

Conference Paper/Proceeding/Abstract 481 views

Optimisation of 100V high side LDMOS using multiple simulation techniques / M Elwin; P Holland; I Anteney; J Ellis; L Armstrong; G Birchby; P Igic; Paul Holland

Power Semiconductor Devices & IC's, 2009. ISPSD 2009. 21st International Symposium on, Pages: 104 - 107

Swansea University Author: Paul, Holland

Full text not available from this repository: check for access using links below.

Published in: Power Semiconductor Devices & IC's, 2009. ISPSD 2009. 21st International Symposium on
ISSN: 1943-653X
Published: 2009
Online Access: Check full text

URI: https://cronfa.swan.ac.uk/Record/cronfa5750
Tags: Add Tag
No Tags, Be the first to tag this record!
first_indexed 2013-07-23T11:53:37Z
last_indexed 2018-02-09T04:32:29Z
id cronfa5750
recordtype SURis
fullrecord <?xml version="1.0"?><rfc1807><datestamp>2015-03-31T11:45:37.1132974</datestamp><bib-version>v2</bib-version><id>5750</id><entry>2013-09-03</entry><title>Optimisation of 100V high side LDMOS using multiple simulation techniques</title><swanseaauthors><author><sid>9c7eea4ea9d615fcbf2801a672dd2e7f</sid><firstname>Paul</firstname><surname>Holland</surname><name>Paul Holland</name><active>true</active><ethesisStudent>false</ethesisStudent></author></swanseaauthors><date>2013-09-03</date><deptcode>EEN</deptcode><abstract></abstract><type>Conference Paper/Proceeding/Abstract</type><journal>Power Semiconductor Devices &amp; IC's, 2009. ISPSD 2009. 21st International Symposium on</journal><paginationStart>104</paginationStart><paginationEnd>107</paginationEnd><publisher/><issnPrint>1943-653X</issnPrint><issnElectronic/><keywords/><publishedDay>31</publishedDay><publishedMonth>12</publishedMonth><publishedYear>2009</publishedYear><publishedDate>2009-12-31</publishedDate><doi>10.1109/ISPSD.2009.5158012</doi><url/><notes>This paper presents state-of-the-art 2-D and 3-D finite element techniques in CMOS design to implement a now commercially available CMOS High Voltage Platform designed by Dr Holland at Swansea University in Collaboration with the largest two semiconductor companies in the UK.</notes><college>COLLEGE NANME</college><department>Engineering</department><CollegeCode>COLLEGE CODE</CollegeCode><DepartmentCode>EEN</DepartmentCode><institution>Swansea University</institution><lastEdited>2015-03-31T11:45:37.1132974</lastEdited><Created>2013-09-03T06:20:03.0000000</Created><path><level id="1">College of Engineering</level><level id="2">Engineering</level></path><authors><author><firstname>M</firstname><surname>Elwin</surname><order>1</order></author><author><firstname>P</firstname><surname>Holland</surname><order>2</order></author><author><firstname>I</firstname><surname>Anteney</surname><order>3</order></author><author><firstname>J</firstname><surname>Ellis</surname><order>4</order></author><author><firstname>L</firstname><surname>Armstrong</surname><order>5</order></author><author><firstname>G</firstname><surname>Birchby</surname><order>6</order></author><author><firstname>P</firstname><surname>Igic</surname><order>7</order></author><author><firstname>Paul</firstname><surname>Holland</surname><order>8</order></author></authors><documents/><OutputDurs/></rfc1807>
spelling 2015-03-31T11:45:37.1132974 v2 5750 2013-09-03 Optimisation of 100V high side LDMOS using multiple simulation techniques 9c7eea4ea9d615fcbf2801a672dd2e7f Paul Holland Paul Holland true false 2013-09-03 EEN Conference Paper/Proceeding/Abstract Power Semiconductor Devices & IC's, 2009. ISPSD 2009. 21st International Symposium on 104 107 1943-653X 31 12 2009 2009-12-31 10.1109/ISPSD.2009.5158012 This paper presents state-of-the-art 2-D and 3-D finite element techniques in CMOS design to implement a now commercially available CMOS High Voltage Platform designed by Dr Holland at Swansea University in Collaboration with the largest two semiconductor companies in the UK. COLLEGE NANME Engineering COLLEGE CODE EEN Swansea University 2015-03-31T11:45:37.1132974 2013-09-03T06:20:03.0000000 College of Engineering Engineering M Elwin 1 P Holland 2 I Anteney 3 J Ellis 4 L Armstrong 5 G Birchby 6 P Igic 7 Paul Holland 8
title Optimisation of 100V high side LDMOS using multiple simulation techniques
spellingShingle Optimisation of 100V high side LDMOS using multiple simulation techniques
Paul, Holland
title_short Optimisation of 100V high side LDMOS using multiple simulation techniques
title_full Optimisation of 100V high side LDMOS using multiple simulation techniques
title_fullStr Optimisation of 100V high side LDMOS using multiple simulation techniques
title_full_unstemmed Optimisation of 100V high side LDMOS using multiple simulation techniques
title_sort Optimisation of 100V high side LDMOS using multiple simulation techniques
author_id_str_mv 9c7eea4ea9d615fcbf2801a672dd2e7f
author_id_fullname_str_mv 9c7eea4ea9d615fcbf2801a672dd2e7f_***_Paul, Holland
author Paul, Holland
author2 M Elwin
P Holland
I Anteney
J Ellis
L Armstrong
G Birchby
P Igic
Paul Holland
format Conference Paper/Proceeding/Abstract
container_title Power Semiconductor Devices & IC's, 2009. ISPSD 2009. 21st International Symposium on
container_start_page 104
publishDate 2009
institution Swansea University
issn 1943-653X
doi_str_mv 10.1109/ISPSD.2009.5158012
college_str College of Engineering
hierarchytype
hierarchy_top_id collegeofengineering
hierarchy_top_title College of Engineering
hierarchy_parent_id collegeofengineering
hierarchy_parent_title College of Engineering
department_str Engineering{{{_:::_}}}College of Engineering{{{_:::_}}}Engineering
document_store_str 0
active_str 0
published_date 2009-12-31T03:16:34Z
_version_ 1678317395173703680
score 10.750016