No Cover Image

Journal article 92 views 18 downloads

Microstructure and reflectance of porous GaN distributed Bragg reflectors on silicon substrates

Saptarsi Ghosh Orcid Logo, M. Sarkar Orcid Logo, M. Frentrup Orcid Logo, M. J. Kappers Orcid Logo, R. A. Oliver Orcid Logo

Journal of Applied Physics, Volume: 136, Issue: 4

Swansea University Author: Saptarsi Ghosh Orcid Logo

  • 67275.VoR.pdf

    PDF | Version of Record

    © 2024 Author(s). All article content, except where otherwise noted, is licensed under a Creative Commons Attribution (CC BY) license.

    Download (4.8MB)

Check full text

DOI (Published version): 10.1063/5.0216672

Abstract

Distributed Bragg reflectors (DBRs) based on alternating layers of porous and non-porous GaN have previously been fabricated at the wafer-scale in heteroepitaxial GaN layers grown on sapphire substrates. Porosification is achieved via the electrochemical etching of highly Si-doped layers, and the et...

Full description

Published in: Journal of Applied Physics
ISSN: 0021-8979 1089-7550
Published: AIP Publishing 2024
Online Access: Check full text

URI: https://cronfa.swan.ac.uk/Record/cronfa67275
Tags: Add Tag
No Tags, Be the first to tag this record!
Abstract: Distributed Bragg reflectors (DBRs) based on alternating layers of porous and non-porous GaN have previously been fabricated at the wafer-scale in heteroepitaxial GaN layers grown on sapphire substrates. Porosification is achieved via the electrochemical etching of highly Si-doped layers, and the etchant accesses the n+-GaN layers through nanoscale channels arising at threading dislocations that are ubiquitous in the heteroepitaxial growth process. Here, we show that the same process applies to GaN multilayer structures grown on silicon substrates. The reflectance of the resulting DBRs depends on the voltage at which the porosification process is carried out. Etching at higher voltages yields higher porosities. However, while an increase in porosity is theoretically expected to lead to peak reflectance, in practice, the highest reflectance is achieved at a moderate etching voltage because etching at higher voltages leads to pore formation in the nominally non-porous layers, pore coarsening in the porous layers, and in the worst cases layer collapse. We also find that at the high threading dislocation densities present in these samples, not all dislocations participate in the etching process at low and moderate etching voltages. However, the number of dislocations involved in the process increases with etching voltage.
College: Faculty of Science and Engineering
Funders: This research was supported by the EPSRC under Grant Nos. EP/R03480X/1, EP/W03557X/1, EP/X015300/1, EP/N509620/1, and EP/R513180/1. Rachel Oliver would like to acknowledge funding from the Royal Academy of Engineering under the Chairs in Emerging Technologies Scheme, which is sponsored by the Department for Science, Innovation and Technology (DSIT). We thank Clifford McAleese for his work on the transfer matrix model.
Issue: 4