No Cover Image

Journal article 82 views 13 downloads

Initial investigations into the MOS interface of freestanding 3C-SiC layers for device applications / A B Renz, F Li, O J Vavasour, P M Gammon, T Dai, G W C Baker, F La Via, M Zielinski, L Zhang, N E Grant, J D Murphy, P A Mawby, Mike Jennings, V A Shah

Semiconductor Science and Technology, Volume: 36, Issue: 5, Start page: 055006

Swansea University Author: Mike Jennings

  • 56858.pdf

    PDF | Version of Record

    © 2021 The Author(s). Released under the terms of the Creative Commons Attribution 4.0 license

    Download (1.76MB)

Abstract

This letter reports on initial investigation results on the material quality and device suitability of a homo-epitaxial 3C-SiC growth process. Atomic force microscopy surface investigations revealed root-mean square surface roughness levels of 163.21 nm, which was shown to be caused by pits (35 μm w...

Full description

Published in: Semiconductor Science and Technology
ISSN: 0268-1242 1361-6641
Published: IOP Publishing 2021
Online Access: Check full text

URI: https://cronfa.swan.ac.uk/Record/cronfa56858
Tags: Add Tag
No Tags, Be the first to tag this record!
Abstract: This letter reports on initial investigation results on the material quality and device suitability of a homo-epitaxial 3C-SiC growth process. Atomic force microscopy surface investigations revealed root-mean square surface roughness levels of 163.21 nm, which was shown to be caused by pits (35 μm width and 450 nm depth) with a density of 1.09 × 105 cm−2 which had formed during material growth. On wider scan areas, the formation of these were seen to be caused by step bunching, revealing the need for further epitaxial process improvement. X-ray diffraction showed good average crystalline qualities with a full width of half-maximum of 160 arcseconds for the 3C-SiC (002) being lower than for the 3C-on-Si material (210 arcseconds). The analysis of C–V curves then revealed similar interface-trapped charge levels for freestanding 3C-SiC, 3C-SiC on Si and 4H-SiC, with forming gas post-deposition annealed freestanding 3C-SiC devices showing DIT levels of 3.3 × 1011 cm−2 eV−1 at EC−ET = 0.2 eV. The homo-epitaxially grown 3C-SiC material's suitability for MOS applications could also be confirmed by leakage current measurements.
Keywords: 3C-SiC, homo-epitaxial growth, CVD, AFM, XRD, MOSCAP, DIT, leakage
College: College of Engineering
Issue: 5
Start Page: 055006